

EECS150
Midterm2
3/23/06

Name

Solutions

SID

by Philip Godoy & Friends

Spring 2006
Prof. Pister

Jack Chu
Brian Gassatt
David T. Lin
Guang Yang

	Mean	Max Possible
1	4.68	15
2	5.65	15
3	11.96	20
4	7.46	15
5	10.53	20
6	4.69	10
7	8.54	15
Total	53.51	100

1. (5 points)

a. In an 8 bit 2s complement number system, what is the representation of -3? -127?

$$\begin{array}{l}
 3: 0000\ 0011 \\
 127: 0111\ 1111
 \end{array}
 \xrightarrow[\text{add one}]{\text{invert and}}
 \begin{array}{l}
 -3: 1111\ 1101 \\
 -127: 1000\ 0001
 \end{array}$$

b. Using a standard 4 bit 2s complement representation, write down 3-5 and solve.

$$\begin{array}{r}
 0011 \ (3) \\
 - 0101 \ (5) \\
 \hline
 \hline
 1100 \ (-2)
 \end{array}
 \quad \Rightarrow \quad
 \begin{array}{r}
 0011 \ (3) \\
 + 1011 \ (-5) \\
 \hline
 1110 \ (-2)
 \end{array}
 \quad \begin{array}{l}
 2: 0010 \\
 -2: 1110
 \end{array}$$

c. What are the most positive and most negative numbers that can be represented in a 12 bit 2s complement system, and what are their binary representations?


$$-2^{12} = 4096 \rightarrow \text{most negative: } -2048, \ 1000\ 0000\ 0000 \\
 \text{most positive: } +2047, \ 0111\ 1111\ 1111$$

2. (15) Your friend is designing a custom chip with an 8 bit adder. He only needs to represent a few small negative numbers, and sometimes needs to represent numbers a little larger than 127. He decides to change the normal 2s complement representation and allocate $\frac{1}{4}$ of the wheel to negative numbers and $\frac{3}{4}$ to positive numbers. He does this by defining that numbers with both b7 and b6 equal to 1 are negative, and all other numbers are positive. The remaining negative numbers are still represented as in normal 2s complement: -1 is still 8'b11111111 and so on.

a. What is the range of positive and negative numbers that he can represent?

$$\begin{array}{l}
 2^8 = 256 \\
 \frac{256}{4} = 64
 \end{array}
 \quad \boxed{-64 \text{ to } +191}
 \quad \begin{array}{l}
 (-64): 1100\ 0000 \\
 (191): 1011\ 1111 \rightarrow 255 - 64 = 191
 \end{array}$$



b. Is it possible for the sum of one positive and one negative number to overflow in this number system?



$$\begin{array}{r}
 64 \\
 \times 3 \\
 \hline
 192
 \end{array}$$


- c. (Prob 2 cont.) Given two negative numbers, implement an overflow detector for detecting when their sum overflows. Use only inverters, AND, and OR gates. You don't need to check that the two numbers are negative.
- d. Given two positive numbers, implement an overflow detector for detecting when the sum of two positive numbers overflows. Use only inverters, AND, and OR gates. You don't need to check that the two numbers are positive.

(c) Overflow when $(neg) + (neg) = (pos)$;
 pos # if 2 MSB's $\neq 2'b11$



(d) 2 cases: ① $(pos) + (pos) = (neg)$

② $(big\ pos) + (big/med\ pos) = (med/small\ pos)$



• big positive:

$10xx-xxxx$

• med positive:

$01xx-xxxx$

• Small positive:


$00xx-xxxx$

• negative:


$11xx-xxxx$

Better Sol'n:

→ carry-out indicator case #2
 (means you lapped around the #wheel)



3. (20) In this problem you will design a 9 bit carry lookahead adder:
 a. Using inverters and AND and OR gates with arbitrary numbers of inputs, design a 3 bit carry lookahead generator. Assume that single bits generate P and G terms as normal. Your lookahead generator should have inputs P_i and G_i for $i=0,1,2$, and generate C_1, C_2 , and the group $P_{2:0}$ and group $G_{2:0}$ terms.



$$\begin{array}{r} X_2 X_1 X_0 \\ + Y_2 Y_1 Y_0 \\ \hline \end{array}$$

$$P_{2:0} = P_2 P_1 P_0$$

$$G_{2:0} = G_2 + P_2 G_1 + P_2 P_1 G_0$$

$$C_1 = G_0 + P_0 C_0$$

$$C_2 = G_1 + P_1 C_1 = G_1 + P_1 (G_0 + P_0 C_0)$$

$$C_2 = G_1 + P_1 G_0 + P_1 P_0 C_0$$

$$C_3 = G_2 + P_2 C_2$$


$$C_3 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$

$$(also, C_3 = G_{2:0} + P_{2:0} C_0)$$


↳ C_3 also generated at next level of CLA logic

b. Carefully draw all of the connections for a hierarchical 9 bit adder using your carry lookahead parts, and label all of the outputs of your lookahead parts and all sums with their signal delays.


$$S_k = A_k \oplus B_k \oplus C_k = P_k \oplus C_k$$



4. (15) You have implemented an 8 bit ripple carry adder block on an FPGA and measured its worst-case delay at 1ns. You have 2-to-1 MUXes with a delay of 0.1ns.
- Carefully draw a 32 bit carry-select adder using only your 8 bit ripple carry adder and 2-to-1 MUXes as building blocks.
 - What is the worst case delay through your adder?



- If the delay in your ripple-carry adder is linear in the number of bits, what is the fastest combination of ripple and carry select to implement a 32 bit adder? (i.e. should you use a 4 bit ripple carry adder and more muxes? A 16 bit ripple and fewer muxes?). How many bits in each ripple carry adder, and how many layers of muxes would you use? What would the final worst-case delay be?



→ 32-bit carry-select adder has same structure as above, just replace the 8 bit adders w/ the 16-bit adders implemented above

(b) Worst-case Delay: $T_{16bit} = T_{8bit} + T_{mux} = 1.1 ns$

\downarrow 1 ns \downarrow 0.1 ns
 $T_{32bit} = T_{16bit} + T_{mux} = 1.2 ns$

(c) $T_{1-bit} = \frac{T_{8bit}}{8} = 0.125 ns$

$T_{mux} = 0.1 ns$

↳ muxes are faster; use more muxes

carry ripple bits	levels of muxes	Delay
32	0	$32 \times \frac{1}{8} = 4 ns$
16	1	$16 \times \frac{1}{8} + \frac{1}{10} = 2.1 ns$
8	2	$8 \times \frac{1}{8} + \frac{2}{10} = 1.2 ns$
4	3	$4 \times \frac{1}{8} + \frac{3}{10} = 0.8 ns$
2	4	$2 \times \frac{1}{8} + \frac{4}{10} = 0.65 ns$
1	5	$1 \times \frac{1}{8} + \frac{5}{10} = 0.625 ns = T_{best}$



5. (20) Design a 4 bit ripple-carry ALU which implements the following function: When $M=0$ (arithmetic) And when $M=1$ (logic)

S1	S0	F
0	0	A
0	1	A+1
1	0	A+B
1	1	A-B

S1	S0	F
0	0	A NOR B
0	1	$\overline{A \text{ NOR } B}$
1	0	B
1	1	\overline{B}

Note: There are other correct solutions. Those using 4:1 muxes are not as efficient.


Draw the whole ALU carefully first, and then show the details of the bit slices. You may use inverters, AND, OR, XOR, and MUXes with arbitrary number of inputs.





$$\overline{A+B} = A \cdot B$$

AB	NOR(A,B)
00	1
01	0
10	0
11	0

Arithmetic High-level



Logic High-level





Note:
 out is a pass gate
 out is an inverter


Full Adder

$$S_k = A_k \oplus B_k \oplus C_k$$


$$C_{k+1} = A_k B_k + (A_k \oplus B_k) C_k$$



4-bit Adder



6. (10) In the following circuit, the 8x3 bit SRAM starts with all zeros stored in its memory. The counter is enabled and counts normally. Assume that the clock period is long compared to any SRAM timing constraints. What is the contents of the memory after a few dozen clock ticks? Does it ever change after that?



Addr	MEM(Addr)
000	000
001	000
010	010
011	011
100	000
101	000
110	110
111	111

Doesn't change
after few dozen
clock ticks.

7. (15) Project related questions:

a. Describe how the N64 communication protocol arbitrates send and receive between the N64 controller and the FPGA.

- challenge/response (FPGA is master, N64 is slave)

- N64 only sends data after FPGA sends it a command

b. Why must active video data to the ADV1794 be clipped? What should the data be clipped to?

- so video data won't be confused w/ SAV/EAV timing reference signals

- Clipped to range 0x10 - 0xF0

c. What is the purpose of the IO register between the FPGA and the ADV1794 for the video data?

- IO register is at edge of FPGA to speed up signal propagation from FPGA to video codec (minimizes risk of timing errors)