

Problem 14 (?2 points)





 $\begin{cases} R2 & 3V \cdot \frac{1}{3} = |V|^{V} \end{cases}$ -5v R₁ Vin


Vin	1 Vout
-2	19-35
-1	565
(3
2 /	1

Given Vin, sketch Vout.












Figure from onsemi NCP5010 verbatim

The power supply circuit above uses a transient response on an inductor L (at top) to convert from an input voltage $V_{\rm Bat}$ to an output voltage up to 22 volts to drive a chain of LEDs. This power supply circuit runs at 1 MHz, and provides a DC output. The diode symbol with the squiggle is a Schottky diode, which works like a silicon diode except $V_{\rm on}=0.3$ volts. Abbreviations: FB=feedback, SW=switch, AGND=PGND=ground, CTRL=control. RON: WHAT IS \oplus ?

- [10 pts.] a) The circuit labelled 1 looks similar to a familiar op-amp circuit. What type of circuit is this? integrator with level set and high frequency feed back multi-
- [0 pts.] b) The circuit block labelled 2 looks similar to a familiar op-amp circuit. What type of circuit is this?
- [0 pts.] c) In circuit block 4, what would the gate voltage of the PMOSFET be to have current flow from SW to V_{out} ? O so $V_{\text{out}} \approx -V_{\text{out}}$
- 2 [0 pts.] d) In circuit block 4, what is the function of the diode and capacitor C_{out} ?

 redifier and filter apparture to covert Ac to Dc.
 - [0 pts.] e) The circuit block labelled 3 looks similar to a familiar digital circuit. What type of circuit is this?

Problem 4 (Cont.)

[10 pts.] f) Should the CTRL input be at high or low for the power supply to be working?

If RST is low (0) latch can hever set. This CTRL needs to be low that More output can go high when all mosts are low.

[0 pts.] g) Typically $R_{\rm FB}$ (block 5) would be a very small value compared to the resistor on the op-amp input in circuit block 1. What does the voltage across $R_{\rm FB}$ tell the circuit about the chain of LEDs?

Voltage across RFB IS proportional to current through LED chain. V= 4ED RFB


REB & RUNS ROUNTO - most of error amp is at untal ground.

Current devider RFB < RWT So surcet goes through


Problem 4 – (12 points)


Key

Accurately sketch $V_{\rm out}$ vs. $V_{\rm in}$ for the CMOS circuits shown below. Let $V_{\rm DD}$ = 2.5 V .



Vin	Vasn	VGSP	is	Vos
0	0	-5.2	0	2.5
05	0.5	-2	~0	2.5
10	1.0	-1,5	49uA	2,3V
1,5	1.5	-1.0	LPUA	02V
20	2.0	~0.5	~0	
2.5	2,5	0		0
1,25	1.32	-1'52	Say	+125V






Problem 5 - Logic Questions (?? Points) 6:45 -7:05


[0 pts.] a) It is good practice to simplify logic functions before making IC chips to realize them. Why?

Reduce that transitions used and hence area and power. Also reduces cost.

[0 pts.] b) Here's a logic function, F, of three variables A, B, and C that might represent some real-world situation. Simplify the function, if it's possible, using either of the two methods that we described in class and on the homework. Make your method clear to the grader.




[0 pts.] c) Draw a circuit of logic gates to realize the simplified logic function and fill in the truth table.



Α	В	С	1
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

[0 pts.] d) Here's a circuit for some logic function. Write a sum-of-products expression for the function.




ABC	0	1 1	Y
000	1	0	0
01	(0	0
- 10	0	-	0
((0	1	0
100	0	0	1
01	1	0	0
10	0	0	1
()	(0	0
	. 1	1	Cof 1

Problem 5 (Cont.)

[2 pts.] e) If each gate in the circuit of Part d), above, has the same unit delay of 50 ps, what is the minimum time before the correct output appears at D, assuming that the values of A, B, and C all appear at

Longest path from in puts (A,B,C) to output (D) goes through 3 gates -> 150ps

[6 pts.] f) The CMOS circuit for a NOT gate is shown:



This gate drives the input of an identical NOT gate. Suppose the resistance of a p-channel is $10k\Omega$, the resistance of an n-channel is $5 \mathrm{k} \Omega$, and the total gate-to-source capacitance C_L is 20 fF.

What is the value of the RC product that is used in finding the time delay of the low-to-high (2 pts.) transition for the NOT gate?

CL charges through PMOS -> RC product is Rp C=10 ks. 20 F = 2x10 0s = 0.2 ns

ii) What is the value of the RC product that is used in finding the time delay of the high-to-low (2 pts.) transition for the NOT gate?

Voo Cz discharges through NMOS = RC

Product is RuCL = 5 KSL. 20 FF = 1×10 s=0, lus

iii) Given that $e^{-0.69} = \frac{1}{2}$, determine the gate propagation delay when the gate input goes from 0 (4 pts.) to $V_{\rm DD}$ and back again.

Total delay is TL-H + TH-L where T's are times after input changes until output falls or MISTS to VDD /2. EL-H = 0,69 Rp CL & tA-L = 0,69 RuCL, Total time = t_H+tH-L= 0,69[RpCL+RuCh] $= 0.69 \left[2 \times 10^{-10} + 1 \times 10^{-10} \right] = 3 \times 0.69 \times 10^{-10}$ $= 2.1 \times 10^{-10} \le 1$

Problem ₹ - Transient Problem (?? points)

Consider a traffic light in which the yellow (caution) light is a group of LEDs wired together, and suppose that when used, the yellow light is on for 5 seconds. Suppose further that all these LEDs operate at 1.6 volts and that the total current they draw is 100 mA.

[0 pts.] a) What is the resistance,
$$R_{\text{LED}}$$
, of this group of LEDs?
$$R = \frac{V}{T} = \frac{1.6V}{T_{\text{COLA}}} = \frac{16V}{T_{\text{COLA}}} = \frac{16V}{T_{\text{COLA}}}$$

[0 pts.] b) What is the peak power,
$$P$$
, dissipated by these LEDs?


O, 6 with = (1.6) (0.4)

[0 pts.] c) How much energy is consumed by the yellow light in one cycle of operation (one cycle means transition from green, to yellow, to red lights)?

(Ssec) (0.6 W) = 0.8 jake

$$W = \frac{1}{2} CV^2 / \frac{2(0.8)}{10^2} = \frac{1.6}{10^2} = 0$$
 C=1.6x10² F

[0 pts.] f) Find the approximate resistance,
$$R_{\text{series}}$$
, to put in series with a 10-volt battery ($R_{\text{internal}} = 0.1\Omega$) so that the current through the LED is no more than 200 mA. Assume that the group of LEDs has the I-V characteristic shown here:



Problem 7 (Cont.)

[0 pts.] g) A student from EE42/100, just hired by Berkeley's Traffic Division, suggests running the yellow light from a capacitor connected in series with R_{series}, and a circuit that recharges the capacitor to 5 V just before each yellow light usage. An experienced traffic engineer thinks this is not a good approach. Why?


5V Z 1.6V VLED

SV-1.6V = 34 < 600 nA, not bright enough, you with bigger capacitor.

Also light intensity will be facing

Problem 8 - Phasor Problem (?? points)

The sketch below represents part of the AC power supply system in the U.S. At the source (Bonneville Dam in Oregon) the generators driven by falling water from a dam are rated at 35 kV. The voltage is stepped up to 140 kV for transmission to Berkeley, where the voltage is reduced to 12 kV for distribution around the city, and then reduced again to 120 volts by a transformer just outside your house.



- [0 pts.] a) For transformer T1, if the primary winding has 20 turns, what is the number of turns on the secondary? 80
- [0 pts.] b) Suppose you have in your garage a Bridgeport milling machine whose electric motor can be modeled as a one-sixth H inductor in series with a 1Ω resistor. What is the approximate value of the inductive impedance at PGE's 60 Hz frequency?

Z= jul = j(27.60.1) _mm_j/2011 zh

- [0 pts.] c) Using the same parameters as in b), above, what is the approximate impedance (in A + jB form) of the series combination of the inductor and the resistor? 1+ j2011 ~ 1+ j1252
- [0 pts.] d) Again using the same parameters as in b), above, which of the following is correct? (Checkmark correct answer.)
 - i) The phase angle of the impedance is approximately zero.
 - vii) The phase angle of the impedance is almost +90°.
 - iii) The phase angle of the impedance is almost -90°.
- [0 pts.] e) Once again using the same parameters as in b), above, what is the approximate value of the reactive

power drawn under these conditions? I Re {VI*} 177 0

= VRMsIRMS SIND | Real 2 Re {VI*} 177 0

= 120 · 120 · 1 = 720 WR Im = ½ Im {VI*}

[0 pts.] f) Again using the same parameters as in b), above, what might you (or, in fact, the power company) do in order to reduce the amount of reactive power you are drawing?

Add capacitance in parallel to cancel out industrie

Problem 8 - Short Questions (12 points)

Note: If in answering any of these questions you feel you are making a special assumption that you want the grader to know about, please mark that question with a big asterisk (*) in the right-hand margin and explain on the back of the page.

(A) True/False

[1 pts.] a) T __ F X At very low frequency, a capacitor behaves like a short circuit.

[1 pts.] b) T __ F \(\times \) You can use the superposition analysis technique on any nonlinear circuit.


[1 pts.] c) T × F ___ One step in superposition analysis is to turn off all voltage sources, meaning to set all voltage sources to 0 volts.

[1 pts.] d) T X F ___ One way to make p-type silicon is to diffuse into the silicon acceptor atoms from group III of the periodic table, so that they ionize thermally and can then move freely through the silicon lattice.

[1 pts.] e) T X F ___ If you put an inductor in series with a capacitor, at some frequency the impedance of the combination will equal zero.

[1 pts.] f) T - F If you put an inductor in parallel with a capacitor, the frequency ω_r , where $\omega_r^2 LC = 1$, is the frequency at which the imaginary part of the inductor impedance is the negative of the capacitor impedance.

[1 pts.] g) One electronic application that was the basis of a homework problem involved a capacitor formed by two parallel conducting plates stuck into a tank partially filled with a dielectric liquid (see upper sketch at right). A student in our class asked what would happen in a practical case – such as trying to measure water level in a tank being carried in a truck on a rough road, if a thin film of the water happened to cover one of the electrodes, while the other electrode was in the air above the water (see lower sketch at right):




T __ F X You could model this as being two capacitors in parallel, one being water filled and one being air filled.


Problem 8 (Cont.)

(B) Ring oscillator

When an engineer makes a circuit, such as a novel inverter gate that is faster than any previous circuit, she often determines the circuit's speed by connecting a number of these gates in series and measuring the time it takes a signal to travel around the ring.


Here are two ring oscillators, one with 4 inverters and the other with 5.





[1 pts.] a) Which circuit should she use? Explain why.

[1 pts.] b) If the frequency of oscillation of the correct ring oscillator is 500 terahertz (these are very fast inverters!), what is the propagation delay of a single inverter?



tion delay of a single inverter?
$$5 \times 10^{14} \text{ Hz}$$
,
$$T = 5 \left(t_{\text{PLH}} + t_{\text{PHL}} \right) \qquad T = \frac{1}{5 \times 10^{14}} = 2 \times 10^{-15} \text{ Sec}$$


$$t_{\text{p}} = 2 \times 10^{-16} \text{ sec}$$

(C) [2 pts.] List at least 4 circuits or devices that you expect contain FETs. (Example: CMOS logic gate. And don't list individual types of logic gates - this sample answer covers all logic gates!)

SRAM, DRAM, class Dumplifier, horvolattle RAM,

power-supply/DC-DC converter, MOSFET opamp

(D) [1 pt.] What type of logic gate is this (e.g., OR, transmission gate, etc.)?



3 input NAMD gaile