

**University of California at Berkeley**  
**College of Engineering**  
**Dept. of Electrical Engineering and Computer Sciences**

**EE 105 Midterm I**

Spring 2006

Prof. Ming C. Wu

Feb. 23, 2006

---

**Guidelines**

- Closed book and notes.
- One-page information sheet allowed.
- There are some useful formulas in the end of the exam.
- The values of common parameters are listed at the beginning of next page.


**Please use the following parameters for all problems unless specified otherwise:**

$$\phi_{n+} = 550 \text{ mV}, \phi_{p+} = -550 \text{ mV}, V_{th} = 26 \text{ mV}$$

$$\epsilon_{Si} = 11.7, \epsilon_{SiO_2} = 3.9, \epsilon_0 = 8.854 \times 10^{-14} \text{ F/cm},$$

$$q = 1.6 \times 10^{-19} \text{ C}, n_i = 10^{10} \text{ cm}^{-3}.$$


- (1) Consider a silicon PN junction diode with an N-doping concentration of  $10^{16} \text{ cm}^{-3}$  and a P-doping concentration of  $10^{18} \text{ cm}^{-3}$ . Their cross-sectional area of the diode is  $100 \mu\text{m}^2$ . Assume the reverse saturation current of the diode is  $10^{-14} \text{ Amp}$ . The diode is forward biased at  $0.7\text{V}$ .
- [10 pt] Find the dynamic resistance at this bias.
  - [10 pt] Find the depletion capacitance at this bias.
- (2) Consider a MOS capacitor with a P+ polysilicon gate and an N-doped substrate with a doping concentration of  $10^{16} \text{ cm}^{-3}$ . The thickness of the oxide is  $20 \text{ nm}$ .
- [10 pt] Find the threshold voltage.
  - [10 pt] Which mode is the MOS capacitor in when its gate is biased at  $1 \text{ V}$ ?
  - [10 pt] What is the maximum capacitance per unit area?
  - [10 pt] What is the minimum capacitance per unit area?
- (3) [10 pt] For the MOS capacitor in Problem (2), plot the charge density distribution as a function of position when the gate is biased at  $-2\text{V}$ . Please be as quantitative as possible. Show the positions of all charges, and show the magnitude and polarity of the charges.
- (4) [10 pt] If the P+ gate of the MOS capacitor in Problem (2) is replaced by a metal whose electrostatic potential is  $0\text{V}$ . What is the threshold voltage of the new MOS capacitor?
- (5) Consider an N-MOSFET with an N+ polysilicon gate on P-type substrate ( $N_a = 10^{17} \text{ cm}^{-3}$ ). The source is grounded, and the drain is biased at  $5\text{V}$ . The transistor has a gate length of  $1 \mu\text{m}$ , and a width of  $10 \mu\text{m}$ . The thickness of gate oxide is  $10 \text{ nm}$ . For simplicity, assume the channel-length modulation parameter  $\lambda = 0$ .



- [10 pt] At what gate voltage does the transistor turn on, i.e., start to have significant current flowing between source and drain?
- [10 pt] Find the drain current when the gate is biased at  $2\text{V}$ .

## Some equations

Mass-action law  $n \times p = n_i^2(T)$



Resistivity:  $\rho_n = \frac{1}{\sigma_n} = \frac{1}{q\mu_n N_{d,eff}}$

Resistance:  $R = \frac{\rho L}{Wt} = \left(\frac{\rho}{t}\right)\left(\frac{L}{W}\right) = R_{sq}\left(\frac{L}{W}\right)$

Total current (e⁻):  $J = J_{drift} + J_{diff} = q\mu_n n E + qD_n \frac{dn}{dx}$

Gauss's law:  $\oint E \cdot dS = \frac{Q}{\epsilon}$        $Q = CV$        $E = -\frac{d\phi}{dx}$

Depletion layer:  $X_{d0} = x_{p0} + x_{n0} = \sqrt{\frac{2\epsilon_s \phi_{bi}}{q} \left(\frac{1}{N_a} + \frac{1}{N_d}\right)}$        $X_d(V_D) = X_{d0} \sqrt{1 - \frac{V_D}{\phi_{bi}}}$

pn depletion layer capacitance:  $C_j = \frac{qN_a x_{p0}}{2\phi_{bi} \sqrt{1 - \frac{V_D}{\phi_{bi}}}} = \frac{C_{j0}}{\sqrt{1 - \frac{V_D}{\phi_{bi}}}}$

pn diffusion current  $J^{diff} = qn_i^2 \left(\frac{D_p}{N_d W_n} + \frac{D_n}{N_a W_p}\right) \left(e^{\frac{qV_D}{kT}} - 1\right) i_D = I_S \left(e^{\frac{qV_D}{kT}} - 1\right)$

Diffusion capacitance:  $C_d = \frac{1}{2} \frac{qI_D}{kT} \tau$

Threshold voltage (NMOS)

$$V_{Tn} = V_{FB} - 2\phi_p + \frac{1}{C_{ox}} \sqrt{2q\epsilon_s N_a (-2\phi_p)}$$

$$\phi_p = -\frac{kT}{q} \ln \frac{N_a}{n_i}$$

$$V_{Tn} = V_{Tn0} + \gamma \left( \sqrt{V_{SB} - 2\phi_p} - \sqrt{-2\phi_p} \right)$$

NMOS equations:

$$I_D = 0, \quad V_{GS} < V_{Tn}$$

$$i_D = \frac{W}{L} \mu C_{ox} \left( V_{GS} - V_{Tn} - \frac{V_{DS}}{2} \right) V_{DS} (1 + \lambda V_{DS}), \quad V_{GS} > V_{Tn}, \quad V_{DS} < V_{GS} - V_{Tn}$$

$$i_D = \frac{W}{L} \frac{\mu C_{ox}}{2} (V_{GS} - V_{Tn})^2 (1 + \lambda V_{DS}), \quad V_{GS} > V_{Tn}, \quad V_{DS} > V_{GS} - V_{Tn}$$

MOS capacitances in saturation  $C_{gs} = (2/3)WLC_{ox} + C_{ov}$   $C_{ov} = L_D W C_{ox}$

MOS signal parameters:

$$g_m = \left. \frac{\partial i_D}{\partial V_{GS}} \right|_{V_{GS}, V_{DS}} = \mu C_{ox} \frac{W}{L} (V_{GS} - V_{Tn}) (1 + \lambda V_{DS}) \approx \mu C_{ox} \frac{W}{L} (V_{GS} - V_{Tn})$$

$$r_o = \left( \left. \frac{\partial i_D}{\partial V_{DS}} \right|_{V_{GS}, V_{DS}} \right)^{-1} \approx \frac{1}{\lambda I_{DS}}$$

$$g_{mb} = \left. \frac{\partial i_D}{\partial V_{BS}} \right|_Q = \frac{\gamma g_m}{2\sqrt{-V_{BS} - 2\phi_p}}$$