University of California at Berkeley College of Engineering Dept. of Electrical Engineering and Computer Sciences

EE 105 Midterm I

Spring 2006

Prof. Ming C. Wu

Feb. 23, 2006

Guidelines

- Closed book and notes.
- One-page information sheet allowed.
- There are some useful formulas in the end of the exam.
- The values of common parameters are listed at the beginning of next page.

Please use the following parameters for all problems unless specified otherwise:

 $\phi_{n+} = 550 \text{ mV}, \ \phi_{p+} = -550 \text{ mV}, \ V_{th} = 26 \text{ mV}$ $\varepsilon_{\text{Si}} = 11.7, \ \varepsilon_{\text{SiO2}} = 3.9, \ \varepsilon_0 = 8.854 \times 10^{-14} \text{ F/cm},$ $q = 1.6 \times 10^{-19} \text{ C}, \ n_i = 10^{10} \text{ cm}^{-3}.$

- (1) Consider a silicon PN junction diode with an N-doping concentration of 10^{16} cm⁻³ and a P-doping concentration of 10^{18} cm⁻³. Their cross-sectional area of the diode is 100 μ m². Assume the reverse saturation current of the diode is 10^{-14} Amp. The diode is forward biased at 0.7V.
 - a) [10 pt] Find the dynamic resistance at this bias.
 - b) [10 pt] Find the depletion capacitance at this bias.
- (2) Consider a MOS capacitor with a P+ polysilicon gate and an N-doped substrate with a doping concentration of 10^{16} cm⁻³. The thickness of the oxide is 20 nm.
 - a) [10 pt] Find the threshold voltage.
 - b) [10 pt] Which mode is the MOS capacitor in when its gate is biased at 1 V?
 - c) [10 pt] What is the maximum capacitance per unit area?
 - d) [10 pt] What is the minimum capacitance per unit area?
- (3) [10 pt] For the MOS capacitor in Problem (2), plot the charge density distribution as a function of position when the gate is biased at -2V. Please be as quantitative as possible. Show the positions of all charges, and show the magnitude and polarity of the charges.
- (4) [10 pt] If the P+ gate of the MOS capacitor in Problem (2) is replaced by a metal whose electrostatic potential is 0V. What is the threshold voltage of the new MOS capacitor?
- (5) Consider an N-MOSFET with an N+ polysilicon gate on P-type substrate ($N_a = 10^{17}$ cm⁻³). The source is grounded, and the drain is biased at 5V. The transistor has a gate length of 1 µm, and a width of 10 µm. The thickness of gate oxide is 10 nm. For simplicity, assume the channel-length modulation parameter $\lambda = 0$.



- a) [10 pt] At what gate voltage does the transistor turn on, i.e., start to have significant current flowing between source and drain?
- b) [10 pt] Find the drain current when the gate is biased at 2V.

Some equations

Mass-action law $n \times p = n_i^2(T)$



Diffusion capacitance: $C_d = \frac{1}{2} \frac{q l_D}{kT} \tau$

Threshold voltage (NMOS)

NMOS equations:

$$\begin{split} I_{D} &= 0, \quad V_{GS} < V_{Tn} \\ i_{D} &= \frac{W}{L} \mu C_{ox} \bigg(v_{GS} - V_{Tn} - \frac{V_{DS}}{2} \bigg) v_{DS} (1 + \lambda V_{DS}), \quad V_{GS} > V_{Tn}, V_{DS} < V_{GS} - V_{Tn} \\ i_{D} &= \frac{W}{L} \frac{\mu C_{ox}}{2} (v_{GS} - V_{Tn})^{2} (1 + \lambda V_{DS}), \quad V_{GS} > V_{Tn'}, V_{DS} > V_{GS} - V_{Tn} \end{split}$$

MOS capacitances in saturation $C_{gs} = (2/3)WLC_{ox} + C_{ov}$ $C_{ov} = L_DWC_{ox}$

MOS signal parameters:

$$g_m = \frac{\partial i_D}{\partial v_{GS}}\Big|_{V_{GS}, V_{DS}} = \mu C_{ox} \frac{W}{L} (V_{GS} - V_{Tn}) (1 + \lambda V_{DS}) \approx \mu C_{ox} \frac{W}{L} (V_{GS} - V_{Tn})$$

$$r_{o} = \left(\frac{\partial i_{D}}{\partial v_{DS}}\Big|_{V_{GS}, V_{DS}}\right)^{-1} \approx \frac{1}{\lambda I_{DS}}$$

$$g_{mb} = \frac{\partial i_D}{\partial v_{BS}} \bigg|_Q = \frac{\gamma g_m}{2\sqrt{-V_{BS} - 2\phi_p}}$$