UC Berkeley CS61C Fall 2018 Final Exam

SID

← Name of person on left (or aisle)

TA name

Name of person on right (or aisle) \rightarrow

Fill in the correct circles & squares completely...like this:
(select ONE), and (select ALL that apply)

The questions that strictly clobber the Midterm are the first three, labeled "M1" through "M3". The remaining questions cover the material after the Midterm, "F1" through "F4".

Question	M1	M2 (2 pages)	М3	Ms	F1	F2	F3 (2 pages)	F4	Fs	Total
Minutes	20	20	20	60	30	30	30	30	120	180
Points	8	8	8	24	20	20	20	21	81	105



CommitStrip.com

M1) Cache, money y'all... (8 points, 1/2 points each, 20 minutes)

A mystery, byte-addressed cache has Tag:Index:Offset (T:I:O) = 9:4:3. For the computer,

a)	What is the <i>virtual address space</i> ? (select ONE)	⊖8-bit	◯16-bit	⊖32-bit	⊖64-bit	ONot enough info!
b)	What is the physical address space? (select ONE)) () 8- bit	⊖16-bit	⊖32-bit	⊖64-bit	ONot enough info!

Different caches can have the same T:I:O! Let's explore that in parts (b) and (c) below.

c) How could we *maximize* cache size, while preserving T:I:O=9:4:3? (select ONE per row)

Associativity	○ 2-way set ○ Direct Mapped ○ 8-way set		⊖ 4-way set	
Block Size	\bigcirc 4 bytes	◯ 8 bytes	\bigcirc 12 bytes	◯ 3 bytes
# of Blocks	○ 8 blocks	○ 16 blocks	⊖ 4 blocks	◯ 128 blocks

d) How could we *minimize* cache size, while preserving T:I:O=9:4:3? (select ONE per row)

Associativity	◯ 2-way set	O Direct Mapped	⊖ 8-way set	⊖ 4-way set
Block Size	⊖ 4 bytes	◯ 8 bytes	◯ 12 bytes	◯ 3 bytes
# of Blocks	○ 8 blocks	○ 16 blocks	◯ 32 blocks	◯ 64 blocks

e) Now we're working with a write-back, 1024B direct-mapped cache that has 8B blocks. We're interested in seeing if we can lower our AMAT if our memory access pattern is iterating through an array with a fixed stride. The majority of our misses are conflict misses, and we have an inconsequential amount of compulsory and capacity misses. For each of the following modifications, mark how it changes each component of AMAT (Hit Time, Miss Penalty, Miss Rate) and the overall Hardware Complexity.

Modification	Hit Time	Miss Penalty	Miss Rate	Hardware Complexity
Change block size from 8B to 16B, but keep the cache size the same	 Increase Decrease No effect 			
Change to 2-way Associativity (same cache & block size)	 Increase Decrease No effect 			

M2) Floating down the C... [this is a 2-page question] (8 points = 1,1,2,1,1,1,1, 20 minutes) SID_____

Consider an 8-bit "minifloat" SEEEMMMM (1 sign bit, 3 exponent bits, 4 mantissa bits). All other properties of IEEE754 apply (bias, denormalized numbers, ∞, NaNs, etc). The bias is -3.

- a) How many minifloats are there in the range [1, 4)? (i.e., $1 \le f < 4$)
- b) What is the number line distance between 1 and the smallest minifloat bigger than 1?
- c) Write times2 in <u>one line using integer operations</u>. Assume the leftmost "E" bit of f (bolded above) is 0. minifloat times2(minifloat f) { return f * 2.0; }

times2: _____ a0, a0, _____ ## Assume f is in the lowest byte of the register

ret

Consider the following code (and truncated ASCII table; as an example of how to read it, "G" is 0b0100 0111):

```
uint8_t mystery (uint8_t *A) {
```

return *A ? (*A & mystery(A+1)) : 0xFF;

- }
- d) Where is **A** stored? (*not* what it points to, ***A**) Ocode Ostatic Oheap Ostack
- e) What is (char)mystery("GROW")? _____
- f) A two-character string is passed into mystery that makes it return the uint8_t value 0 (not the character "0"). The first character is "M", the second character is a number from 1-9. Which?
 - $\begin{array}{cccc} \bigcirc 1 & \bigcirc 2 & \bigcirc 3 \\ \bigcirc 4 & \bigcirc 5 & \bigcirc 6 \end{array}$
 - 07 08 09

07 рер	5 -					° , ,	¹ ° ₀	۱ ₀
<u></u>	b4 1	b 3 1	b 2 1	b +	Row	3	4	5
	0	0	0	0	0	0	0	Ρ
	0	0	0	1		1	A	Q
	0	0	1	0	2	2	B	R
	0	0	1	1	3	3	C	S
	0	1	0	0	4	4	D	т
	0	1	0	1	5	5	E	υ
	0	1	1	0	6	6	F	~
	0	I	1	1	7	7	G	¥
	١.	0	0	0	8	8	н	X
	1	0	0	I	9	9	1	Y
	1	0	1	0	10	:	J	Z
	Ĩ	0	1	1			к	C
	1	1	0	0	12	<	L	N
	I		0	Γ	13	Ħ	м	3
	1	1	1	0	4	>	N	^
	1	1	1	1	15	?	0	

g) Incrementing or decrementing a variable is common: e.g., sum += amount, so we decide to make a new RISC-V instruction (based on I-format instructions), and reuse the unused bits from rs1 to give to the immediate (rd will be read and written, don't touch funct3 or opcode). Using only that operation, what's the most amount that sum could now increase by (approx)? (select ONE for each column)

Ó	1 ()2	O4	08 (€]]	O <blank></blank>	Okilo	Omega	Ogiga	Otera	Opeta	Oexa
◯32	<u> </u>	O128	○256	◯512		Okibi	Omebi	Ogibi	Otebi	Opebi	Oexbi

(this is meant to be a fairly hard problem, we recommend saving it until the end of the exam...)

Your Phase I date was too late, so you can't get into the course you want. You need to hack CalCentral's server to enroll yourself! You find the following program running on the CalCentral server:

```
.data ### Starts at 0x100, strings are packed tight (not word-aligned)
benign: .asciiz "\dev/null"
evil: .asciiz "/bin/sh"
.text ### Starts at 0x0
addi t0 x0 0x100 ### Load the address of the string "\dev/null"
addi t2 x0 '/' ### Load the correct character. The ASCII of '/' is 47<sub>10</sub>.
jal ra, change_reg
sb t2 0(t0) ### Fix the backslash "\dev/null" → "/dev/null"
addi a0 x0 0x100
jal ra, os
```

The subroutine change_reg allows a user to arbitrarily set the value of any registers they choose when the function is executed (similar to the debugger on Venus). **os(char *a0)** runs the command at **a0**. Select as few registers as necessary, set to particular values to MAKE THE RISC-V CODE MODIFY ITSELF so the os function runs "/bin/sh" to hack into the CalCentral database. Please note: even though change_reg can arbitrarily change any register it STILL follows the RISC-V calling convention. You CANNOT assume that the registers are initialized to zero on the launch of the program. Also, the assembler is NOT optimized. Hint: Think about *where* the change needs to happen, then *what* it should be.

Reg	Value to set it to (in HEX without leading zeros)
□ a0	0x
□ a1	0x
□ a2	0x
□ s0	0x
□ s1	0x
□ s2	0x
□ t0	0x
• t1	0x
□ t2	0x
0	Not Possible

F1) VM... (20 points = 12+4+4, 30 minutes)

a) What are the steps that occur for a memory read (when a **page fault** is encountered)? You may assume there's room in memory for a new page, and we're using LRU replacement. Assume there's no data cache. Mark the order of the required actions, there's at most one choice per #, and every row/col should have a #.

Below, $\bigcirc \Rightarrow$ Select ONE, $\supseteq \Rightarrow$ Select ALL that apply	1	2	3	4	5	6	7	8	9	10
Request data using the (Ophysical Ovirtual) address		0	0	0	0	0	0	0	0	0
Access Page Table with OPPN OVPN OOffset	0	0	0	0	0	0	0	0	0	0
Access TLB with OPPN OVPN OOffset	0	0	0	0	0	0	0	0	0	0
Adjust LRU bits in TLB Page Table Memory	0	0	0	0	0	0	0	0	0	0
Split physical address into (OPPN+Offset OVPN+Offset OPPN+VPN) fields	0	0	0	0	0	0	0	0	0	0
Split virtual address into (OPPN+Offset OVPN+Offset OPPN+VPN) fields	0	0	0	0	0	0	0	0	0	0
Request new page from OS/Memory manager	0	0	0	0	0	0	0	0	0	0
Update Page Table with new PPN VPN Offset	0	0	0	0	0	0	0	0	0	0
Update TLB with new PPN VPN Offset	0	0	0	0	0	0	0	Ó	0	0
Return the data (this is the last thing we do)	0	0	0	0	0	0	0	0	0	

b) Mark the following questions as either **True** or **False**:

OTrue	⊖False	If we have a TLB which contains a number of entries equal to MEMORY_SIZE / PAGE_SIZE, every TLB miss will also be a page fault.
OTrue	⊖False	If we change our TLB to direct-mapped, we're likely to see fewer TLB misses.
OTrue	⊖False	Every TLB miss is equally expensive in terms of the amount of time it takes for us to resolve our virtual address to a physical address.
OTrue	⊖False	A virtual address will always resolve to the same physical address.

c) Consider a VM system on a RISC-V 32-bit machine with 2²⁰ page table rows, no TLB, and limited physical RAM, choose ONE of the following code snippets that **would always have the most page faults per memory access** by touching elements of a page-aligned **uint8_t** array A, and choose ONE value of STRIDE (choose the minimum possible value that accomplishes it). Both A_SIZE and STRIDE are powers of 2, and A_SIZE > STRIDE. random(N) returns a random integer from 0 to N.

 \bigcirc for (i = 0; i < STRIDE; i++)</pre> { A[random(A_SIZE)] = random(255); } \bigcirc for (i = 0; i < A_SIZE; i++) { A[random(STRIDE)] = random(255); } \bigcirc for (i = 0; i < A_SIZE; i++) { A[i] = random(STRIDE); } \bigcirc for (i = 0; i < STRIDE; i++)</pre> { A[i] = random(255); } \bigcirc for (i = 0; i < A_SIZE; i+=STRIDE) { A[i] = random(255); }</pre> O for (i = STRIDE; i < A_SIZE; i++)
</pre> { A[i] = A[i-STRIDE]; A[i-STRIDE] = A[i]; } $\bigcirc 2^5$ $\bigcirc 2^2$ $\bigcirc 2^6$ $O2^8$ $()2^{10}$ $\bigcirc 2^{\circ}$ $O2^3$ $O2^4$ $\bigcirc 2^7$ $\bigcirc 2^9$ $\bigcirc 2^{11}$ $()2^{12}$ $\bigcirc 2^1$ O2¹⁶ O2¹⁷ **O**2¹⁸ $O2^{14}$ $O2^{15}$ O2¹⁹ $\bigcirc 2^{20}$ $\bigcirc 2^{21}$ $O2^{22}$ $()2^{13}$ $\bigcirc 2^{23}$ $O2^{24}$ STRIDE: $\bigcirc 2^{25}$ $O2^{32}$ $\bigcap 2^{26}$ $O2^{27}$ $\bigcirc 2^{28}$ $\bigcirc 2^{29}$ $\bigcirc 2^{30}$ $()2^{31}$

F2) SDS (20 points = 8+5+7, 30 minutes)

- SID_
- a) Transform the fun function below into the *fewest Boolean gates* that implement the same logic. You may use AND, OR, XOR and NOT gates. *Hint: start with the truth table.* bool fun(bool A, bool B) { return (A == B) ? true : B; }



b) The logic implementation of a state machine is shown in the figure below. How many states does this state machine have? (Assume that it always starts from Out0=0, Out1=0)



c) In the figure above, flip-flop clk-to-q delay is 40ps, setup time is 30ps and hold time is 30ps. XOR delay is 20ps and the inverter delay is 10ps. What is the *maximum frequency* (F_{max}) of operation?

08

O9

F_{max} = _____GHz .

F3) Datapathology [this is a 2-page question] (20 points = 4+10+6, 30 minutes)

The datapath below implements the RV32I instruction set. We'd like to implement sign extension for loaded data, but our loaded data can come in different sizes (recall: 1b, 1h, 1w) and different intended signs (1bu vs. 1b and 1hu vs 1h). Each load instruction will retrieve the data from the memory and "right-aligns" the LSB of the byte or the half-word with the LSB of the word to form mem[31:0].



a) To correctly load the data into the registers, we've created two control signals SelH and SelW that perform sign extension of mem[31:0] to memx[31:0] (see below). SelH controls the half-word sign extension, while SelW controls sign extension in the two most significant bytes. What are the Boolean logic expressions for the four (0, 1, 2, 3) SelW cases in terms of Inst[14:12] bits to handle these five instructions (1b, 1h, 1w, 1bu and 1hu)? SelH has been done for you. In writing your answers, use the shorthands "I14" for Inst[14], "I13" for Inst[13] and "I12" for Inst[12]. You don't have to reduce the Boolean expressions to simplest form. (Hint: green card!)



SelW=3	
SelW=2	
SelW=1	
SelW=0	

SelH=2	l14 • ~l13 • ~l12
SelH=1	~ 14 • ~ 13 • ~ 12
SelH=0	113 + 112

(Single-bit values mem[7] and mem[15] are wired to 8 or 16 outputs)

F3) Datapathology, continued (20 points = 4+10+6,30 minutes)SID______

(this is the same diagram as on the previous page, with five stages of execution annotated)



b) In the RISC-V datapath above, mark what is used by a jal instruction. (See green card for its effect...)

Select one per row	PCSel Mux: ASel Mux: BSel Mux: WBSel Mux:	 "pc + 4" branch "pc" branch "imm" branch "pc + 4" branch 	 () "alu" branch () Reg[rs1] branch () Reg[rs2] branch () "alu" branch 	 * (don't care) * (don't care) * (don't care) (don't care) "mem" branch 	○ * (don't care)
Select all that apply	Datapath units RegFile:	s: □ Branch Comp □ Read Reg[rs1]	□ Imm. Gen □ Read Reg[rs2]	 Load Extend Write Reg[rd] 	

c) If we convert the above datapath to a 5-stage pipeline with **no forwarding**, what types of hazards (S=structural, D=data, C=control) exist **after** each line in the following code; how many **nops** must we add? (Assume a register can be written and read in the same cycle, and that the Branch Comp is in the EX stage.)

start:	lw	t0, 0(a0)	Hazard (circle one): S D C None	# 0f nop
	beq	t0, 0, end	Hazard (circle one): S D C None	# Of nop
	addi	t0, t0, 2	Hazard (circle one): S D C None	# 0f nop
	sw	t0, 0(a0)	Hazard (circle one): S D C None	# 0f nop

end:

F4) What's that smell?! Oh, it's Potpourri... (20 points=2 each, 30 minutes)

- a) We build a small Internet-of-things device to measure dog body temperature and send it to a receiver. It will only send the following temperatures: {100.0, 100.1, 100.2, 100.4, 100.8, 101.6, 103.2, 106.4}, and any time the temperature is not those exact values, it'll send whatever value is the closest one. What encoding/decoding *scheme* would you use for these numbers and how many total *bits* would you need?
 Scheme: OUnsigned fixed point OBias fixed point O2s complement fixed point O0ther
 Bits: O3 O4 O5 O6 O7 O8 O9 O10 O11 O12 O13 O14 O15 O16
- b) OTrue OFalse A 0/0 ALU operation would cause an *interrupt*, dealt with by the trap handler.
- c) OTrue OFalse DMA (Direct Memory Access) is a form of Programmed I/O the CPU handles.
- d) OTrue OFalse A *shared-based network* is another kind of parallelism; multiple nodes can talk to each other at the same time, "sharing" the network.
- e) OFirst-fit ONext-fit OBest-fit would make sense for *allocating blocks on a Flash (SSD) drive*.
- f) Ocontrol ODatapath OMemory OInput OOutput causes the most headaches with multi-core.
- g) \[True \]False Introducing locks in C (e.g., code below) cures the race condition bug with threads. while (lock != 0) ; // spin-wait until the variable lock is released // lock == 0 now (unlocked) lock = 1; // set lock (locked) // access shared resource ... lock = 0; // release lock (unlocked)
- h) The code below was written to sum the numbers from 1 to N (always a positive number). Select ONE.

\bigcirc It works, but it has to be run on a	<pre>int sumup(int N) {</pre>
machine with 16 physical cores	int THREADS = 16, TOTAL = 0, sum[THREADS];
\bigcirc It works, but it has to be run on a	<pre>omp_set_THREADS(THREADS);</pre>
machine with 16 logical cores	for (int i=0;i <threads;i++) sum[i]="0;</th"></threads;i++)>
\bigcirc It works, but only when N is bigger	#pragma omp parallel
than the number of physical cores	{
\bigcirc It works, but only when N is bigger	<pre>int id = omp_get_thread_num();</pre>
than the number of <i>logical</i> cores	for (int i=id;i<=N;i+=THREADS) sum[id] += i;
\bigcirc It has a race condition bug	TOTAL+=sum[id];
\bigcirc It has a deadlock bug	}
\bigcirc It always works	return TOTAL;}

i) This: main() { for(uint8_t i = 9; i >= 0; --i) printf("%u", i); } causes... (select ONE)

- A compile error because the **printf** statement needs to be on a different line
- \bigcirc A compile error because the printf statement needs to be surrounded by curly brackets { }
- \bigcirc An infinite loop
- \bigcirc Nothing to print out because there's no trailing n (so the output doesn't get flushed)
- The numbers to print out like this: **987654321**
- The numbers to print out like this: 876543210
- The numbers to print out like this: **9876543210**