University of California, Berkeley - College of Engineering

Department of Electrical Engineering and Computer Sciences

Spring 2008

Instructor: Dr. Dan Garcia

2008-05-19



After the exam, indicate on the line above where you fall in the emotion spectrum between "sad" & "smiley"...

Last Name		No. 1		1,						291		***	
First Name													100000
Student ID Number			K81 1			PRES 12	- 0.00 a	- 9-9	1000		গৈ প	124	
Login	cs	61	c-	-1 199-	40.5	i ii	, a					7 1	
Login First Letter (please circle)	a	b	С	d	е	f	g	h	i	j	k	1	m
Login Second Letter (please circle)	a	b	C	d	е	f	g	h	i	j	k	1	n
	n	0	p	q	r	s	t	u	v	w	x	У	z
The name of your SECTION TA (please circle)	В	en	Bria	ın (Case	y [Dave	K	eato	n M	Matt	On	nar
Name of the person to your Left				11	31 1.50	-	168	- 12	in-				
Name of the person to your Right												d d	
All the work is my own. I had no prior knowledge of the exam contents nor will I share the contents with others in CS61C	. 1		halfor I ng ng								12: # 5:1		
who have not taken it yet. (please sign)	n de fr	3 4 5		E 190					Name of the last	61.7	31.75	82-7-1 1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1	2

Instructions (Read Me!)

This booklet contains 9 numbered pages including the cover page.
 Put all answers on these pages; don't hand in any stray pieces of paper.

 Please turn off all pagers, cell phones & beepers. Remove all hats & headphones. Place your backpacks, laptops and jackets at the front. Sit in every other seat. Nothing may be placed in the "no fly zone" spare seat/desk between students.

You have 180 minutes to complete this exam. The exam is closed book, no computers, PDAs or calculators. You may use two pages (US Letter, front and back) of notes and the green sheet.

There may be partial credit for incomplete answers; write as much of the solution as you can. We will deduct
points if your solution is far more complicated than necessary. When we provide a blank, please fit your answer
within the space provided. "IEC format" refers to the mebi, tebi, etc prefixes.

You must complete ALL THE QUESTIONS, regardless of your score on the midterm. Clobbering only
works from the Final to the Midterm, not vice versa. You have 3 hours... relax.

		19712525000000000	90	
Question	M1	M2	M3	Ms
Minutes	20	20	20	60
Points	10	10	10	30
Score				

F1	F2	F3	F4	Fs
24	30	24	42	120
18	24	18	30	90
		7-6		
	2		100	

Total
180
120

Confessional:

vii) riey buduy, can yo	Login: cs61c		
Consider the following non-dela	ayed branch MIPS function foo:	foo:	li \$v0,0
		100.	la \$t9,loop
) What does the following fur	ction call (in C) return?		sw \$a1,0(\$t9)
			sw \$a2,4(\$t9)
foo(-1, 0x30880001, 0x	J0481020, 0x00042042),		sw \$a3,8(\$t9)
		loop:	nop
Same of			nop
San			bne \$a0,\$0,loop
			jr \$ra
-APP (1990)			
			0 -1 0-200-
seal its functionality forever, a arguments for \$a0-\$a3 (list the to foo always just returns \$a0	o could pose a security threat if not render it harmless. That is, you ese below in human-readable for regardless of the value of \$a1 e it (this time only) to return 0 to	ou're going to o rm not as no -sa3. Oh, and	call it once with a special set of umbers!) so that every future call to fee with the
:			
1000			
	The state of the s		


Name:	Login: cs61c
THE OFFERMAN	Market Nach Lastern

M2) This SEEEEMMMs hard! Yeah, but you're biased! (10 pts, 20 mins)

For this entire question, we only have a byte and consider different numeric encodings. Let's compare a floating point SEEEEMMM (1 Sign bit, 4 Exponent bits, 3 Mantissa bits) encoding with a biased encoding (the one we use to store the exponent in a 32-bit float) and an unsigned number. Given a raw bit pattern (in hex), we can ask each encoding what number it means. E.g., the raw bit pattern 0xff is a NaN for SEEEEMMM, but 128 for the biased encoding. One could plot the raw bit pattern vs. the number each encoding represents; if the result is not a number (e.g., ∞ or NaN), we just don't plot it. We've already plotted the biased and unsigned lines. Sketch the SEEEEMMM curve and answer the following questions. Your sketch can be quite rough. I.e., there's no need to calculate exact points or intersections, as long as the number of intersections is correct & it has the right general shape.

- a) How many times does the SEEEEMMM curve intersect the unsigned line?
- b) How many times does the SEEEEMMM curve intersect the biased line?

Graphs of encoded number vs raw bit pattern We've done the biased & unsigned lines.



d) Every region where the SEEEEMMM curve has a slope of 1 (i.e., is it equal to the slope of the two lines drawn), write down the ranges of the raw bit patterns and the difference from the unsigned line. E.g., (these are just for illustration, they're wrong) "from 0x3F to 0xEA it's 99 more than unsigned, and from 0xF1 to 0xF5 it's 10 less than it." Fill in the table below; you may not need all rows.

From	To	SEEEEMMM compared to unsigned line					
AND THE PERSON NAMED IN COLUMN TWO IS NOT THE PERSON NAMED IN COLUMN TWO IS NAMED IN COLUMN TWO I	0xEA	99 more					
0×3F 0×F1	0xF5	10 less					
OXFI	. y 10x_2 2 _ 25						
) pir 6, 2024	2 - 12 - 12 - 12 - 12 - 12 - 12 - 12 -	en jar saki .					
	nga ingka sangan	al tradition					

Login	n: cs61c			,
Name: Logi	Loft hehind	(10 pts	s, 20 mins	3)
M3) Memories, like the smile we a) Here is code and output for a small progrun on an unknown machine with an un What are two possible reasons the program is the program of the program with the program of the program is the program of the program of the program is the program of the program	known architect	ture.		
<pre>main() { char *p = (char *) malloc (1); char *q = (char *) malloc (1); printf("%u\n", (unsigned int) q -</pre>				
} unix% ./memtest 16		n ad		dy system. The heap is filled
 b) Consider the heap pictured below. The left to right when more than one slot cal when possible. For the series of memore Be sure to label your allocated space and 		fill in the	hean snabsi	the initial heap.
1 C = malloc(1); 2 free(B);		uddy System —	7 8 9	Rest of Heap ————————————————————————————————————
3 D = malloc(2); Initial Head 4 free(A); After Line	Tideo filia	A		
After Line $E = \text{malloc}(3)$; $E = \text{malloc}(2)$; After Line After Line	4			
7 free(D); 8 G = malloc(3); After Line	6			
For the following two questions, we are counthe arguments they could accept. E.g., add c) How many unique TAL MIPS instruction d) How many unique MAL MIPS instruction	a \$t0,\$t0,\$t0 ns <i>could</i> (not do	o) we have?		as (add, sub,), not including are only counted as one, add
a) How many unique MAL Mill o mondone	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,	And the second second second second	
 e) Fill the table with ALL the choices that fit. Some may be blank, and the letters may be used more than once. 	Consumes (input/uses)	Creates/ (output/sic		
1. Slab Allocator				A. Executable Bo files
2. Assembler				C. Root Set D. Relocation Table
3. Linker				E. C Source Code F. Internal Fragmentation
4. Compiler				G. Allocation Requests H. Symbol Table
5. Reference Counting				I. MÅL
6. Copying				J. Half the Heap K. Library Files
7. Mark and Sweep			7100 SH 000 000 000	L. External Fragmentation M. Memory Leak

Nam F1)	e: Login: cs61c How many CS majors to change a lightbulb? None, that's HW! (1	8 p	its,	24	m	ins	<u>3)</u>
	Questions (a), (b), (c) and (d) are independent.						
а	ou are an intern at a massive hardware firm. Your first task is to design an "odd counter" is single bit input every cycle and outputs a single bit every cycle. It outputs a 1 if and only odd number of ones AND an odd number of zeros. It starts in a state where it has seen and an even number of zeros (remember, zero is an even number). As an example,	n ev	has en i	that s se num	nbe	roī	y 3
	he input: I: 1 1 0 1 1 1 0 0 0 1 0 1 1 0 0		PO	I	0	N1	ИО
	vill produce the output: 0: 0 0 0 1 0 1 0 1 0 0 0 0	0	0	0	_		
		0	0	1	_		
	Complete the FSM diagram below. The names of the states are arbitrary, but use S00 s the start state. Fill in the truth table on the right. The previous state is encoded in	0	1	0	80.138		Same a
9	(p1 pn) the next state is encoded in (N1,N0), and the output is should be	0	0	0			
	sure to indicate the value of the <i>output</i> on your state.	1	0	1			
	\$10	1	1	0			
	500	1	1.	1	g Austr		
	S01 S11						
					15.1	N.	IA
b)	Rebuild this circuit with the fewest gates in the box to the right, using ONLY AND, OR and NOT gates.				5 M		.e.
	A TO THE TOTAL OF						
	-Oout						
	RIGHT CONTROL OF THE			4 (30)			
	and the state of t				- 23		nij.
					4-5	4)	_
c)	Finally, your boss wants you to choose an XOR gate for the circuit to the right: The clock speed is 2Ghz, the setup, hold, and clock-to-q times of the register are 40, 70, and 60 picoseconds (10 ⁻¹² s) respectively.						
	What range of XOR gate delays is acceptable? E.g., "at least W ps", "at most X ps", or "Y to Z ps".	2 2					
d)	You're asked to create all the unique 3-to-2 circuits (i.e., 3 inputs: I2,I1,I0 and 2 outputs), with one minor catch. Your circuit must ignore the value of I1	al Cartain	enti ete		Acres 1		e se proc
	if the value of 12 is 1. How many different circuits will you have to make? Use IEC terminology, like 128 mebicircuits, 512 tebicircuits, etc.						

i	Name: Login: c	cs61c									
1	F2) You're using circular linked li	st reasoning (24 pts, 30	mins)								
	fou have a 32-bit MIPS system with 1 MiB of RAM (max)										
	 Virtual Memory with P-word pages (P i an L1 write-through data cache with 5 	is a power of 2, overall page siz offset bits, 2-way set associativ	e in the KiB rang e, 4 sets total, L	ge) RU replacement							
١	low, Consider the following code to set up a	circular linked list (via an array	of next pointers).							
#	define NUM_NODES <super-big-number></super-big-number>	// Power of 2, much bigger	than 2 ²⁰								
<pre>typedef struct node { struct node *next; } node_t; // A pointer to its own type, like a linked lis // without the 'data' field, only a next ptr. // E.g., a cons with only a cdr. sizeof(node_t)</pre>											
n	ode_t nodes[NUM_NODES];	// Now let's make an array	of these poi	inters							
1	// Set up each 'next' pointer to point to another element in the array to make a circular // linked list. If we traversed the pointers, we'd visit every element and return to // the beginning. E.g., If NODES=4, this function could set the pointers so that we // would visit 0->1->2->3->0->etc OR 0->2->1->3->0->etc OR any other permutation. CreateCircularLinkedListOfPtrs(nodes);										
Sc	omeFunctionWhichTouchesTonsOfMemory()	; // After this, nodes ar	e flushed fro	m cache & VM							
no	ode_t *ptr = &nodes[0]; or (int i = 0; i < NUM_NODES; i++) ptr = ptr->next; // body (let's vi										
a)	What single line of C would a really smart of interpret the entire for loop code as?	compiler		nome)							
b)	Assuming no optimization, what single MIP would the body of the for loop compile to i	S instruction if ptr is in \$s0?									
c)	Given the cache/VM parameters above,										
	fill in the following table for the best and worst case organizations of the	# = 5 D = 4	Best Case	Worst Case							
	linked list in memory based on what	# of Data Cache Misses		1. n =							
	CreateCircularLinkedListOfPtrs might do.	# of Page Faults		-							
d)	Just to do the instruction fetch (IF) for the instruction you wrote in (b), how many page would be read and how many written to a software-controlled RAID 3 disk array in the worst case? Assume no disk failures	And Andreas Commence	ead								

Namo:	National Section of the Parket			_Login: c	s61c-					
F3) Yo							athology!	(18 pts, 2	24 mins)	
On the region of	right is the modify to modify to some if the condition of	he single-c he diagram ction to per in one MA of ints): ATE] == 0 ATE] = 1; w instruction bad zoro. is stored in the base point rd to be 1. syntax for ition that do jister transfi	yclo MIP n to support form the Land Instruction) { n soiflz the in rs)	S datapati ort a tion Reg is 0,	Det I P RezWr busW 32 Clk imm	A 1RI Mux 9 Rw Ra R 32 32-bit Registers	CIK ALL Bush Bush Bush ALUS ExtOr es in \$t0, and	Ipelining for instruction Fetch Unit Cete Vere 32 Data In 32 Cik of Cete 1	or the question of the questio	MemioRez 0
b) Cha	nge as li	ttle as poss	ible in the	e datapath	above (d	raw you	r changes rig adders, shift ay not need a	ght in the fi ers, muxes, Il boxes.	gure) to ena wires, and n	ble lew control
sign	als. If ne	cessary, yo	u may re	place exis	ting labels	i, 100 iii	ay not need a	34 To 188		t tage 18
(i)								April 19		
(ii)				1071				and the second		an 1 1/a
(iii)		- T		respect to					200	
(iv)				90 July 1			d	- 10 to 1 to 1	7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
c) We r	now wan , x – don	t care). Inc	lude arry	TIOW COTTO		. List wh you add	at each signa ed.	I should be	: an intuitive	name or
RegDst	RegWr	nPC_sel	ExtOp	ALUSTC	ALUCT	HEMMI	1105		at the first	
100	. Y			1-1-0,70						
(in a	ddition to	iend argues R, I and J) at would be	, 1116163	a cicui a	nis very ii ownside: i	nstruction t would o	on, you shou cause more o	d have a <u>fo</u> complexity v	ourth instructi with control &	on format datapath.
										gravity in the control of the contro

Name:	L	og	in:	cs	61c														
F4) Please Pass Professo									οι	ırri	Pro	ble	m	. (3	0 pt	s, 4	2 m	in)	
Given a standard five (5) stage																			
 No Forwarding Stalls on ALL data and contro Branch comparison occurs du Memory CAN be read & writte The same register CAN be rea 	ring en on	he the	sec sa	cond	d sta	age; ck c	; ins	truc	tion	s are	not	elaye	ed bra	anche Itil bra	es anch	comp	pariso	n is e	done
a) Fill in the corresponding pipeline stages (F,D,E,M,W) at the appropriate times in the table below for the following six MIPS instructions assuming the above properties of your CPU. You don't need to fill anything in for instruction (7).																			
Instruction	1	2	3	1	5	6	7	8	9		Cycl 11		13	14	15	16	17	10	10
(1) add \$s0 \$s1 \$t0		-	3	4	3	0	-	P	9	10	Lating	12	13	14	15	16	17	18	19
(2) addi \$t0 \$t0 4		65	10.00	- 11-	N.	y2-1	wal		5-1	5 á	Y 20.	85.89	Legar.		18	18			
(3) sw \$s0 0(\$t1)				_	914						- 44	9/20							
(4) and \$t1 \$t1 \$t2			A I	_	_	_	_	-	_										
(5) lw \$t2 4(\$t1)			_				-	-											
(6) bne \$t2 \$t1 -6 #goto 1	1 1	93) 93)	e j	_		- 1													
(7) sub \$s0 \$s0 \$t2							<u> </u>												
 c) You (as the one who wrote the cod when filling out the table. Suddenly and shouts: "Don't sulk!! We just in the delayed branch slot after (6). A many cycles to evaluate each loop d) What recent breakthrough allow e) What's the speedup (over a 1-c) 	y, Sir nplen gain, ? ws in	Mip nen as:	os-a ted sun	a-lot l <i>dei</i> ning	– a laye we	rep d bi 've	res rand bee	enta ches en in	tive !". Y the	of the found of th	e MI ecide for 1 es?	PS fa to m 000 i	brica nove terat	tion pinstru	olant oction NOV	– run (2) ii <i>V ho</i> w	nto ′		
f) Two threads run cal and bear What can go wrong and how do												1 00							191, 1
g) A processor run on a particular benchmark has the instruction mix and CPI shown in the table at the bottom right. How many times faster would the benchmark run if we quadruple the CPI of the ALU from 2 to 8?							cal() { lock(&lockA); lock(&lockB); sharedVar++; unlock(&lockB); unlock(&lockB); unlock(&lockA);						ock; ar+4 &loc	kA);					
h) Which is the best way to comm sensor measuring lunar eclipse								ts?	3474		166	lad"		. J. J			iency		CPI
i) What protocol guarantees deliv	ery	on :	a n	etw	ork	? _								Memory 30% 4 Branch 20% 4 ALU 50% 2 →				- A	
j) What is one reason MapReduc	e is	bet	tter	the	n N	/PI	?												N
	0			.,,0		1			1000	y " :	,×								