UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences

B. E. BOSER

Final May 19, 1999

EECS 240 SPRING 1999

Clearly **mark results** with box around. No credit for ambiguous solutions. Show derivations. Do all calculations on exam sheet and return exam sheet. Exam is "open book, open notes". Good luck!

Device Parameters (all problems unless otherwise noted):

С	NMOS/NPN	PMOS/PNP
C _{ox}	$2 \text{ fF}/\mu\text{m}^2$	$2 \text{ fF}/\mu\text{m}^2$
μ	$\mu_n = 500 \text{ cm}^2/\text{V-s}$	$\mu_{\rm p} = 200 \ {\rm cm}^2/{\rm V}{\rm -s}$
V _{TH}	1 V	-1 V
λ at L = 1 μ m	0.1 V ⁻¹	0.1 V ⁻¹
K _f	$10^{-24} V^2 F$	$0.5 \times 10^{-24} \text{ V}^2\text{F}$
C _{ol}	0 fF/µm	0 fF/µm
V _{BE(on)}	0.7V	-0.7V
V _{CE(sat)}	200mV	-200mV
r _b	0Ω	0Ω
β_{f}	100	100

Assume square-law characteristics for the MOS devices.

Name: ______(1 point)

Problem	Score
1	
2	
3	
4	
Total	

1. MOS Sample & Hold

Calculate the minimum cutoff frequency f_T required for the sampling transistor for a 50MHz acquisition bandwidth and 20mV charge injection onto C_H. Assume worst-case conditions, i.e. that all channel charge is injected onto C_H.

Give both an algebraic expression and numerical value for the cutoff fequency.



2. Amplifier Output Noise

Derive an expression for the standard deviation of the noise voltage on node V_0 (integrated over all frequencies) that is due to the thermal drain current noise from M2. Ignore all other noise sources, transistor output resistance, and all capacitors except C_c and C_L . The unity-gain buffer has the characteristics of an ideal source follower.



3. Power-Supply Rejection Ratio

Calculate the worst-case power supply rejection ratio (PSRR) at low frequency with respect to V_{DD} of the folded cascode shown below assuming a threshold voltage mismatch of 10mV between all nominally matched pairs of transistors (i.e. M1-M2 and M3-M4). Assume $V_{i+}=V_{i-}$. The common-mode feedback circuit is not shown (but assume it's there). Give both an algebraic expression for the PSRR (in terms of g_m , Δg_m , R_{SS}), and the numerical value.



4. Settling Time

In the circuit shown below, capacitors C1 and C2 are discharged, then a 4V step is applied at the input V_i .

a) What is the relative error of the output when all transients have died?

b) Compute the settling time for 0.1% settling accuracy assuming infinite open-loop gain. Assume that the entire biasing current I_{SS} is available for slewing and that the transition between slewing and linear settling is abrupt.



Single-Stage OTA Specifications: avo = 1000

gm1=gm2 = 1mS lss = 200uA

Cin = 1pF