EECS140
Fall 2009
Midterm 2
Name
SID

Prob.	Score
1A	/10
1B	/20
1C	/20
2	/15
3	/35
Total	

For this test, assume the standard ee140 device process parameters unless otherwise indicated.

- 1\_) In some non-standard process you have a two-stage CMOS op-amp with the following specs:
  - $R_{ol} = 100k, G_{ml} = 1ms, C_{l} = 100f$
  - $R_{o2} = 10k$ ,  $G_{m2} = 10mS$ ,  $C_2 = 1pF$

You want to use the amplifier in unity gain feedback.

1A) If the compensation capacitor  $C_C$  is zero, what is the frequency of the first and second poles? What is the unity gain frequency? What is the phase margin?

2	$\omega_{p1}$	100m rollser
2	$\omega_{p2}$	100M rolfour
3	$\omega_{\mathrm{u}}$	10 Grodfoel
3	PM	0

Gm Ro : 100

1B) If you were to add 10fF to  $C_C$ , what is the change in the two pole frequencies, and the unity gain frequency that would result? (I want an exact answer in radians/sec) In this case, what is the feedback factor f for which this amplifier has 45 degrees of phase

margin?


5	$\omega_{p1}$	10°7 or 9x10° 0/ C
Ę	$\omega_{p2}$	109 or 9x10 w/ G 226
5	$\omega_{\mathrm{u}}$	10 10 or 9 10°
5	f	Od 0.01

(10f)(101) = 1.01pf
105.10"=1575
W/107
100
10

1C) Starting from the original  $C_C$ =0 case again, if you want to get 45 degrees of phase margin in unity gain feedback, you can add capacitance to one of three nodes. How much capacitance would you need to add to  $C_1$  to get 45 degrees of phase margin? What if you only added capacitance to  $C_2$ ? What if you only added capacitance to  $C_c$ , with a series resistor  $R_Z$ ? What value should you use for  $R_Z$ ?

.5° 5

5	Add to C <sub>1</sub>	1,000 pf= InF
·- )	Add to C <sub>2</sub>	10nf
5	Add to C <sub>c</sub>	LOPA 100FF
.5	R <sub>Z</sub>	1 = 100 M



2 ) You are designing a two-stage CMOS op-amp, and you need a gain error of less than 1% in unity gain feedback at 10MHz.) Your amp needs to drive a load capacitance of 10pF, and you have found that you need a 2pF compensation capacitor which gives you a phase margin of 60 degrees. All transistors are biased with 0.5V V<sub>DSAT</sub>, and all have the same channel length.

What is the minimum unity gain frequency of your amplifier?

What is the minimum tail current of your differential pair?

What is the minimum channel length for your transistors if you want an overall gain of 2500?

5	$\omega_{u,  min}$	109.21
5	I <sub>tail, min</sub>	Im A. JII
5	L <sub>min</sub>	2.5 um

C, = 10p

C=2P AF = 1% @ 10 NZ FEI => Wa = 10 + STT

9mmin = We C = 5109, 2x10 = 512m3 = Vrest


Id1, mn = Vaint x2ms = 0.5 nA


Itail= Z Idinin

- 3\_) Design a CMOS folded cascode amplifier with the following specs:
  - Input common mode range includes the top rail
  - Output swing to within 300mV of both rails
  - 100uA drain current in all transistors in the signal path
  - 5V single-sided supply

• all channels are 1 um Long (L=/\omegan)
You may use one resistor in the bias circuit for your design. All other devices must be transistors.

Draw your amplifier and it's complete bias circuit. Maybe draw it on scratch paper first so that you can draw it neatly here!





choose Vsad=100mV for 1L/R, 2L/R, 2LC/RC, 3L/R/CC/RC 5 ABIC/DIE/F, GABCD

For each device (or pair of devices if they are identical) in your design, calculate the device width, drain current, saturation voltage, transconductance, and output resistance.

LABEL YOUR CIRCUIT DIAGRAM with W/L and V <sub>DSAT</sub> values for each transistor.					
name	W	$I_d$	$V_{DSAT}$	<b>E</b> m	$ \mathbf{r}_{o} $
M1 L/R	100m	100m	100m	O.Zms	100K
36, R, LG, RC	100m	100ps	100m	OLMS	100K
4	20011	200m	100m	0.4m5	50K
5 *	100M	100 pc	100 m	0.2ms	100 K
8	20	109n	7.7.4m	90m5	100K
266,RC	200	100m	-100m	0.2 m	1001
6ABCD	200	1000	-100m	0-2 m	100K
2 L, Z/C	400m	200m	-100m	0.4m	50K
7	40	100ps	-224m	90,m3	100K

What is the output impedance of your op-amp? What is the gain of your op-amp?

Clox value shown

for NMOS, Id=100M, Vdsnd=100mV => 2=100

this applies to 14R, 3L, R, LC, RC and EABCDEFG

My needs 2x the cucrent

MB Khoden to be 5x smaller

for FMOS Id=100m. Vdsa8=100mV => == 200

this applies to 2LC, RC and GABCD

M2L, 2R need to be 2x dissor

M7 chosen 5x shallor