Login: cs61c

1. True/False

Directions: Circle either True or False.

a. (True/False) According to Flynn's taxonomy, a multicore CPU is classified as MISD.

b. For each claim about Warehouse Scale Computing, indicate whether it is true or false.

- (True/False) An energy-proportional server has energy usage increase quadratically with load.
- (True/False) Improving the power efficiency of an individual compute node will also improve the Power Utilization Effectiveness (PUE) of a datacenter.
- iii. (True/False) The greatest part of monthly expenses for a datacenter are amortized Capital Expenditures (CAPEX).

c. For each claim about the MapReduce programming model, indicate whether it is true or false.

- (True/False) MapReduce programs running on a single core are usually faster than a simple serial implementation
- ii. (True/False) MapReduce works well on clusters with hundreds or thousands of machines
- (True/False) MapReduce is the only framework used for writing large distributed programs.
- iv. (True/False) MapReduce can sometimes give the wrong answer if a worker crashes.
- v. (True/False) A single Map task will usually have its map() method called many times.
- d. For each claim about Hadoop MapReduce, indicate whether it is true or false.
 - (True/False) If you don't define map() or reduce(), the framework will use the identity function.
 - ii. (True/False) Each reducer's output is sorted after the last call to reduce()
 - iii. (True/False) The values associated with a given key are sorted.
 - iv. (True/False) The Reducers can start copying and sorting map outputs before all maps have finished
 - v. (True/False) The map() function will be called exactly once for each input key-value pair

- Minus I for
each wrong answer
(minimum of ϕ)

Login: cs61c-

2. Number Systems and Floating Point

Creatures on Mars have three "fingers" on three "hands", and consequently have a base 9 number system (basically nine weird symbols that translate into 0, 1, 2, 3, 4, 5, 6, 7, 8).

a. What is the number 188_{nine} in base 10?

161ten

b. What is the number 2A5_{hex} in Martian base 9?

832 nine

- partial credit if I saw stupid mistake in So Thown work

I pt. each

c. Convert the following single-precision floating point numbers back to a decimal representation. Match each bit pattern with a single member of the given bank of decimal numbers by writing the letter of the matching real number into the blank.

ii. 0 1111111 0000000000000000000000000

iii. 1 11111111 01000000011001100000101

iv. 0 00011000 0100000000000000000000000

a. 1.25 * 224 b. infinity

c. 1.3125 * 259

d. NaN

e. 1.3125 * 2-103

f. -infinity

g. 1.25 * 2-103

h. 1.25 * 261

- d. Given the approximately 4 billion binary patterns in a 32-bit word, a single-precession floating-point word can exactly represent
 - approximately 730 (16/11/on) real numbers between -∞ (infinity) and -1,

approximately 23° (15;11;00) real numbers between -1 and 0,

approximately 230 (1 billion real numbers between 0 and +1, and

approximately 23(16:11ion real numbers between +1 and +∞ (infinity).

You can use English words or numbers in scientific notation in your answers.

- Z pts each

- answers had to be ~ 230, not Z29 or Z31 For wedit

of the AMA	Γ equation may be <u>improved</u> . Circle	one.		1	-
•	Using a second-level cache	hit time	miss rate	miss penalty)
	Using smaller blocks		miss rate	miss penalty	=
1	Using larger blocks	hit time	miss rate	miss penalty	16
	Using a smaller first-level cache	hit time	miss rate	miss penalty)
	Using a larger first-level cache	hit time	miss rate	miss penalty	
b. Given a	lirect-mapped cache, initially empty,	and the follow	wing memory	access pattern ((all
	ses and 32-bit word accesses, 32-bit		ining momory	decess pattern	(GIII
8	0 4 32 36 8	0 4	16	0	
	hit rate, miss rate, and what blocks a	are in the cac	he after thes	e accesses if	
· ·	the cache has 8 32-bit blocks?		2 pts	e accesses if	he)
	hit rate: 0.2 miss rate: _	ma	Int-	mix (add	ds to
	nit rate: miss rate: _	0.0	IPI	15	an
blocks at	end (write the appropriate full byte a	ddrassas (NI	OT the tool in	the appropriate	
	end (write the appropriate full byte ac	ddresses (NO	OT the tag) in	the appropriate	
	end (write the appropriate full byte ac EMPTY" if the block is empty):	ddresses (NO	OT the tag) in	n the appropriate	WED &
		ddresses (NC	OT the tag) in	the appropriate	yiiD .b
		ddresses (NO	OT the tag) in	the appropriate	
		ddresses (NO	OT the tag) in	the appropriate	ONE C
	EMPTY" if the block is empty):	ddresses (NO	OT the tag) in	the appropriate	010 1
		ddresses (NO	OT the tag) in	the appropriate	
	EMPTY" if the block is empty):	ddresses (NO	OT the tag) in	the appropriate	
	EMPTY" if the block is empty):	ddresses (NO	OT the tag) in	the appropriate	
	EMPTY" if the block is empty):	ddresses (NO	OT the tag) in	the appropriate	
	EMPTY" if the block is empty):	ddresses (NO	OT the tag) in	the appropriate	
	EMPTY" if the block is empty):	ddresses (NO	OT the tag) in	the appropriate	
	EMPTY" if the block is empty):	ddresses (NO	OT the tag) in	the appropriate	
	EMPTY" if the block is empty):	ddresses (NO	pellid Jeyland mencelong (1) 11 Soc (1) 12 Soc (1) 12 Soc (1) 13 S	relating a mile on a contract of the contract	
	EMPTY" if the block is empty):	T ,	pellid Jeyland mencelong (1) 11 Soc (1) 12 Soc (1) 12 Soc (1) 13 S	relating a mile on a contract of the contract	ahe
	EMPTY" if the block is empty):	TY	pellid Jeyland mencelong (1) 11 Soc (1) 12 Soc (1) 12 Soc (1) 13 S	or the appropriate	ahe,
	EMPTY" if the block is empty):	TY.	min. Seen	relating a mile on a contract of the contract	

	1/51	
Name:_	KEY	

Login: cs61c-___

The memory access pattern is repeated here for your convenience:	
8 0 4 32 36 8 0 4 16 0 ii. the cache has 4 32-bit blocks?	
hit rate: 0.1 miss rate: 0.9 Same as before	
hit rate: miss rate:	
blocks at end (write the appropriate full byte addresses (NOT the tag) in the appropriate blocks, or "EMPTY" if the block is empty):	
F VIELESCASSION CONTROL DE LA	o and
event abreste, with teach Direct regions 4010A	Sant
a rem many system as your need to write an a result of the system in the	before
EMPTY	
c. Consider a write-allocate, write-back, direct-mapped cache with 16 byte blocks and 64*210 bytes of data bits. Assume a byte-addressed machine with 32-bit addresses.	
i. Partition the following address and label each field with its name and size in bits.	TROKS
TAG-166 INDEX-126 OFFSET-46	510
1 Ag - 166 1 NOCK 126 OFFSET - 46)-1 ton
ii. Given the address DEADBEEFhex, what is the value of the index, offset, and tag? If (Write your answers in hexadecimal.) index = 0x BEE	ok)
SIPT, correctines	
offset = 0x t	hdown
tag = 0x DEAD	
iii. How many cache management bits are there for each block? List them. TAG VALID DIRTY 1 Per m. 3 take	
iv. What is the total number of bits (data <u>AND</u> cache management) that comprise the cache?	ots
2 blocks	er mistak
18 management bits per block - I P 128 data bits per block	2
1 Do Chart	
12'2 (128+18) bits = 584 Kb	its)

	11511	
Name:	KET	

Login: cs61c-

4. AMAT

Suppose a MIPS program executes on a machine with a single data cache and a single instruction cache, and

- 20% of the executed instructions are loads or stores;
- the data cache hit rate is 95%:
- the instruction cache hit rate is 99.9%;
- the instruction and data cache miss penalty is 10 cycles;
- the instruction and data cache hit time is 1 cycle; (Ideal CPI = 1, sooverlapped)
- a. How many memory references are there per executed instruction?

POINT FOR . 2

b. How many data cache misses are there per executed instruction?

20%×59 = 1%

0.05 = 0.01c. How many instruction cache misses are there per executed instruction?

0,1%

0,001

d. Assume that if there were no cache misses, the CPI would be 1. What is the CPI of the program given the cache miss rate above?

+ 1%×10 + 0,1%×10 = (.11 1 + 01×10+001×10 = 1.11 POWT IF MISCALCULATE in a and b. bot properly multiply x10 here

e. What is the average memory access time of the program?

HIT TIME + MISS RATE × MISS POWACTY

XII COMMENTES

1+0,011×10=1.11 CLOCK CYCLES

I POINT IF PROPERLY
CALCULATE FOR INSTRUCTION

5. Cache-optimized data structures

In a physically-based animation you have the following array of structures:

struct vertex {

float x, y, z; /* position */
float vx, vy, vz; /* velocity */
float fx, fy, fz; /* force */
float nx, ny, nz; /* normal */

} vertices[10000];

float tx, ty;

You want to reset all forces (fx, fy, fz) to zero. Assume a 64KB cache with 64-byte blocks, write allocate, write back, direct mapped.

a. How many bytes do you need to set in the array in total?

3×4×10000 = 120,000

b. How many bytes will be read from memory when doing so?

14 x 4 x 10000 = 560,000

240.000: 2 POINTS MINOR MISCALCULATION: 7

640.000: 2 POINTS MINOR MISCALLULATION: -1

c. Suggest a change in the data structure that minimizes the memory traffic.

"Structure of Arrays", instead of "Array of Structures":

Struct Vertices & float x [10000], y [10000], z (1000);

3;

4 POINTS EACH.

6. MIPS, C, and Pointers

jal

print_postorder

```
Given the following C definition for a node in a binary tree, and the following C source code that
prints out the nodes in a tree post-order,
 struct node {
 struct node *left, *right;
 const char* value;
void print_postorder(const struct node* root) {
 if(root != NULL) {
   print_postorder(root->left);
   print_postorder(root->right);
   printf("The node at address %p has value %s\n", root, root->value);
fill in the blanks in the following MIPS assembly code that implements the print_postorder
function.
.data
thestring: .asciiz "The node at address %p has value %s\n"
print_postorder:
addiu $sp, $sp, -8
                                     la $ aO, thestring
      $ra, 0($sp)
     $s0, 4($sp)
beq $a0, $0, out
                                     out:
move $50, $a0
      $a0, ($a0)
jal
    print_postorder
                                     addiu $sp, $sp, 8
```

1 POINT PER BLANK.