


Fall 199 Quiz 2. Ave. ~50
Max = 88

Problem 1 (16 points) KEY


List the ROM contents in hexadecimal to implement the FSM shown below. The inputs A and B are synchronized. The states are assigned numerical order, e.g., for state S4, $Q_2Q_1Q_0 = 100_2$. (Follow normal state diagram assumptions: holding in the same state is implicit, etc.).

Fill in ROM contents in hexadecimal. (Binary answers will receive no credit.)

Address	Data	Address	Data	Address	Data	Address	Data
0	0	8	0	10	4	18	1
1	8	9	2	11	5	19	3
2	1	A	4	12	6	1A	5
3	9	B	6	13	7	1B	7
4	2	C	8	14	9	1C	9
5	A	D	8	15	E	1D	B
6	3	E	2	16	7	1E	D
7	B	F	E	17	F	1F	F




Q2 Q1 Q0




Problem 2 (24 points) KEY

Your lab partner has designed the following Xilinx XC4000 circuit and tells you it works fine in unit delay simulation, but won't work when downloaded to the Xilinx chip. Given $CLKIN=1MHz$, $T_{clockmax}=2.8ns$, $T_{sp}=2.4ns$.



Complete the timing diagram (considering propagation and interconnect delays) to show why the circuit does not operate as intended. Show all clock cycles.



Circle the problem area(s) in the timing diagram, and briefly explain in a full sentence what the problem is. CLK2 arrives at least T_{setup} after CLK, thus FF1 loads the next value of Q_0 rather than the present value. (By the way, interconnect delay from Q of FD to BUFGs makes CLK2 have an even larger delay).

Modify the design above so it will work as intended. Do not add any gates or FF. Use only CLK, and the CE of FF1 to CLK2.


Problem 3 (cont.)

6 (10 pts.) d) Using the state diagram from Prob. 3c, list in register transfer notation the operation(s) that occur during each state or at the next rising edge of the clock when in a particular state.

- 1.5 s0: $grb_{byte} \rightarrow RAM[0xf]$
- 1.5 s1: $reg_A \rightarrow RAM[0xf]$, $counter \pm 1 \rightarrow counter$
- 1.5 s2: $counter \pm 1 \rightarrow counter$, $RAM[0xf] \rightarrow reg_A$
- 1.5 s3: Nop

5 (10 pts.) e) There is at least one design flaw indicated by the timing diagram for Problem 3c. State the problem(s) and suggest a fix for each problem.

There is a bus conflict in state 2 because both ENA and CE are asserted, i.e. the RAM is reading. If CE is not asserted in state 2, this would help, but there is still a possibility of bus conflict. The best solution would be to modify the write cycle to be:




then there won't be a bus conflict, by adding a negative edge triggered DFF to CE_L.

Problem 4 Short answers (15 points)

1 (10 pts.) a) What connections are necessary for LED board operation for the project?

- 3 PWR
- GND
- LED clock
- DATA
- DISPLAY ENABLE


1 (10 pts.) b) Draw a circuit that outputs a single pulse one clock period wide for every rising edge on an unsynchronized input DATA. DATA changes at less than 1/10 the clock rate.



1 (10 pts.) c) In the Xilinx FPGA, what is the difference between an OFD and a FD?

OFD is part of I/O Block and doesn't use any CLB. OFD is connected to an OPAD, and has very small interconnect delay compared to connecting FD from a CLB to OBUF and OPAD.

3 (10 pts.) d) What data would be sent to the LED board to cause the first row of LEDs to all be turned on?



3 (10 pts.) e) Why does the clock out to the LED board need to be as fast as possible?

So that DISPLAY enable can be asserted for as long as possible. Otherwise the display will be too dim if more time is spent sending data than displaying it.