EECS150 Midterm1 10/5/06

182	W	/10
3	20	/20
4 & 5	20	/20
6	30	/30
7	20	/20
Total	100	/100


Note: problems 1 and 2 are a little trickier than last semester! Read carefully!

1) Given F=A'B'+CD'

a. Write F' in product of sums notation

$$F = \overline{AB} + \overline{CD} = (\overline{AB})(\overline{CB}) = (\overline{A+A})(\overline{C} + \overline{D})$$

b. Implement F using as few 2 input NOR gates as possible. Assume that only the true literals (A,B,C,D) are available, not their complements (A', B', C', D').




2) Given G = (A'+B')(C+D')

a. Write G' in sum of products notation.


Write G' in sum of products notation.
$$\overline{G} = \overline{(A+B)(C+B)} = \overline{(A+B)} + \overline{(C+B)} = \overline{AB+CD}$$

b. Implement G using as few 2 input NAND gates as possible. Assume that only the true literals are available, not their complements.




3) Answer the following questions for the FSM below: a. Briefly describe the function of this sequence detector. When is the output The seq. det ortputs a 1 when { , + receives a 1 as input that was not immediately preceded by a 1 } and a O other wise b. Write a Verilog module which would implement this FSM for input variable "In" and output variable "Out." Use the same standard format as was presented in the Lab 3 lecture and used in Lab 3. (Define your states; use one always block for next state and output; use one always block for state transition) 0/25/ notele FSM (Neset, Clock, In, Out); 2010 input Reset, Clack, In; offer out; reg [1:0] cull; reg[1:0] next; porometer Star = 2'600, parometer Ray = 2'601; parometer No = 2'610; reg Out; Ray always e (posedge clock) begin
if (Resct)
curr <= Star;
else
curr <= next;
end //a/ways Mo always @ (curr or In) begin here
next = curr; // default = stuy here case (curr) Star: begin Out = 1'60; end 115th, Ray: begin Out = 1'67; 1f (1n) next = Mo; OUTPUTX next : Star; enderse end Il Ray Mo: begin Out: 1'60; next = star; 11 stay here for h= 1 if (! 10) end 11Mo

4) A finite state machine has one input and one output. The output becomes 1 and remains 1 thereafter when at least two 0s and at least two 1s have occurred as inputs, in any order after reset. Draw a state diagram of this FSM as a Moore machine. Try to minimize the number of states.



5) A Moore machine has one input and one output. The output should be 1 if the total number of 0s at the input is odd, and the total number of 1s at the input is an even number greater than 0. Draw a state diagram. Try to minimize the number of states



/a. Draw the state diagram and state transition table b. Draw the Karnaugh maps, clearly indicating the implicants that you use in your covers of the next-state functions. c. Implement the counter using D flip flops and whatever gates you like. d. Is your counter self starting? If yes, show the transitions of the unused states. If no, change it to make it self starting, and show the transitions of the unused states. check for self storting: 2) 2 but news \_ each model state
2 goes to other model state
[:Nor SEU STANTING! . To fix, change Qu From Qz to Qz+ QoQ1), states unoffected. Netry state times, from for invalid states NOW it's self starting az | a, | a, | a, 4 00+ 101-2010-111 / 400d ANOVED nowld world 1900d SELF nowld mored volid STARTING

6) Design  $\sqrt{3}$  FlipFlop counter which transitions through states  $Q_2Q_1Q_0 = 000, 100,$ 

110, 111, 011, 001 and then repeats.

